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i An accurate, low-power, analog-to-digital converter has been 
designed for use i n  a space vehicle experiment. Since analog-to- 
d i g i t a l  converters are required i n  many other applications, t he  c i r -  I I - p f i G % 5  
1 c u i t  described is  considered t o  be of more general i n t e re s t  than the  
par t icu lar  use described. 
stages interconnected t o  give s e r i a l  sh i f i - reg is te r  output as w e l l  
The readout is  eight-bit  binary with 
as parallel output. The system should be useful f o r  any application 
dfi requiring a i in ia ture ,  law-power, d i g i t a l  voltage readout. 
INTRODUCTION 
-The c i r cu i t  t o  be described is the  analog-to-digital converter 
‘W 
and sh i f t - reg is te r  portion of a complete space experiment package. A 
br ie f  description of the experiment i s  of value i n  understanding t h e  
requirements t o  be m e t  by t h e  A-D converter design and how the  general- 
purpose design resulted. i 
i The experiment was designed for use on t h e  S-57 Orbiting Solar 
f \ Observatory t o  measure the  Earth-Albedo (ref lected l i g h t  from the  Earth 
and i ts  atmosphere) *om an a l t i tude  of approximateLy 500 miles. 
\ 
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data system on the  vehicle required infornation encode& i n  an eight- 
bit.  hiELq Code and a s h i f t - r e g i s t ~  G z t ~ ~ t  C > ~ Z  C C m d  *== t he  
xelaietry system. 
fror;. s i x  photomultiplier tubes with opt ica l  filters t o  cover various 
spec t ra l  bands from 3000 A t o  9 0 0  A.  These outputs were commutated 
with a sol id-s ta te  switch and amplified t o  a 0-5 vo l t  low-impedance 
analog output. 
The remainder of t h e  instrument had low-voltage power supplies, a high- 
voltage yhotomultiplier supply, and a logic c i rcu i t ry  f o r  proper data 
r ea f in  and readout sequencing i n  r e l a t ion  t o  the  vehicle spin and 
t eiemetry system. 
The measured data consisted of analog readings 
This s igna l  was then processed i n  the  A-D converter. 
A amber of types of A-D converters were considered i n  order t o  
achieve the experimental requirements. 
selected DecauSe i ts  accuracy i s  dependent only upon the  on-of3 switch- 
i r i  of a matrix of precision res i s tors  and a regulated d-c power supply. 
The act ive components merely serve a logic on-off function 01: grovide 
gain tha t  i s  s tab i l ized  with feedback. The system selected a l so  has 
The system t o  be described was - 
P t-- _ _  additional advantage tha t  the conversion process may be made con- 
:- --lous; hence, t he  converter can t rack input data within i t s  frequency 
.-asponse l imitations.  
accurate readin and readout a t  any selected instant  of t i m e .  
This allows' a sample and hold operation fo r  
PRINCIPLE OF OPERATION 
Figure 1 i s  a block diagram of t h e  A-D converter. The converter 
consists basical ly  of eight bistable multivibrators interconnected as 
. .  . .  
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an ~p-do tm comter  and driven by a muitivibrator clock. The binaries 
mxzroi a dlgftal-to-analog converter connected t o  tne  summing junction 
c>T a high-gain operational-type amplifier. 
connected t o  the  surmning junction through a suitable sunrming res i s tor ,  
a96 i s  of opposite polar i ty  t o  t h e  current from t h e  digital-to-analog 
matrix. 
whether an up or down count is  required of t he  binary i n  order t o  reach 
a null. 
The analog input i s  a l so  
The summing amplifier then controls the gates which determine 
. 
Counter Circuit  
The operation of the eight-bit binary counter i s  best understood 
by examining the  gating connections shown with the  typ ica l  binary, f i g -  
ure 2. 
t r igger  input is derived from the r igh t  side of t he  previous binasy i n  
the  chain (connection 5),  the counter chain w i l l  logical ly  count forward 
or,  i n  cther words, scale  up. I f ,  however, -the t r igger  is  obtained from 
thz l e f t  side (connection 4), a down count r e su l t s .  
g l e  (comectior, 7) i s  t i e d  t o  connection 4 of the  previous binary. 
up-scaie and down-scale gates that  m e  t ied  t o  connections 8 and 9, 
Connection 6 i s  the  conventional toggle connection and i f  the 
Thus a second tog- 
The c 
respectively, determine which toggle i s  i n  operation. 
connections are the 6-volt power supply, t h e  ground, and connection 1 
tha t  i s  used for  shift-control operation. 
The other binary 
The up- and down-scale gates a r e  driven so that one i s  "on" and 
the  other "off" at any instant  of time; therefore scaling w i l l  take place 
e i ther  up or down, depending upon t h e  output of t h e  error  amplifier as 
. - . -  .... - , . - -  ~ . ~ . . .. . . 
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the  clock pulses feed in to  the first binary (Bo). A second Logic 
connection t o  t h e  up- and down-scale gates i s  from the  count controls. 
l 7 -  L".+ ,- t rans is tors  with appropriate diodes t o  the various binaries provide 
an Up and down l i m i t  control. When the  binaries reach any FrescriSed 
count f o r  Thich t h e  up-limiter i s  se t ,  the  up gate is inhiSited and 
only a down-count operation i s  possible. The down l i m i t  control works 
i n  a similar manner. I n  t h i s  par t icular  application the  up l i m i t  i s  set 
at 255 and t he  down l i m i t  i s  set a t  15. A t h i r d  connection i s  fYom the 
d ig i t i ze  signal.  Thus, f o r  t h e  counter t'o scale, t h e  error-amplifier 
sig-1 must be present, t h e  counter must not be at the  l i m i t  i n  t he  
direct ion of count, and the  e x t e r n a l  d ig i t i ze  command m w t  be present. 
The application of a pulse t o  t he  s h i f t  l i n e  ( t i e d  t o  connection 1 
03 all binar ies ) , t ransfers  the  condition of Bn-1 t o  Bn, etc., by means 
of the diode gating t o  the bases of  the binary t rans is tors .  O f  course, 
it is  necessary when s h i f t  pulses a re  applied t o  inh ib i t  both t h e  up- 
down gates by t he  absence of t he  d ig i t ize  commands. Control of the  s h i f t  
an5 digi t iz ing command i s  accomplished i n  a logic c i r cu i t  external t o  
t h e  circxLt shown. The timing of these pulses allows t h e  c i rcu i t  t o  
r 
d i z i t i z e  and readout upon command. During the  sh i f t ing  operation, eight 
pcses  axe applied t o  the  s h i f t  l ine  i n  order t o  read the  "0" or "1" con- 
<.itions of a l l  t h e  binaries. 
since connections 2 and 3 of t h e  first binary are t ied t o  connections 4 
The s h i f t  operation is  a l s o  nondestructive 
SP? 5 of' t he  last binary t o  provide an end-around carry. T h i s  then 
r r t \ z n s  the en t i r e  system t o  the  same condition a f t e r  eight pulses that 
ix ls ted  pr ior  t o  the  sh i f t  operation. T h i s  feature  speeds up t h e  
. .  
. .  - .  
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dig i t iz ing  operation since the count i s  not reset after each readout 
and the  scaler  00 has t o  take care of any incremental change that 
occurred during the  shif t ing operation. 
Digital-to-Analog Converter 
The key element i n  the  type of A-D converter being described is  
the D-A conversion. 
seem a devious way t o  get an A-D converter, but t he  simplicity and 
accuracy of a 3-A converter (merely a se t  of weighted r e s i s to r s )  a r e  
the  advantages of this approach. 
as a feedback element i n  the  system provides i t s  inverse function or, i n  
other words, A-D conversion. A matrix of appropriate weighted precision 
r e s i s to r s  i s  connected t o  the  binaries, each of which, of course, can 
A t  first glance the need for  a D-A converter may 
' 
. 
I n  effect ,  the  use of a D-A converter 
only have two conditions, 0 volts or €& corresponding t o  the  binary 
states "0" and "1. I' 
S G G ~  of the  error  amplifier i s  accomplished, a l l  the  binaries w i l l  be 
When the correct balancing current at the  s a n g  
Lt t h e i r  proper "0" or "1" conditions representative of t h e  analog input 
\roltage. 
1 
When current balance equivalent t o  less than one count is  
accomplished up-down scaling stops u n t i l  t he  input changes and causes 
an unbalance which then requires a new unique b inary  condition. 
The system accuracy depends ent i re ly  upon the  accuracy of t h e  
-omponents at  t h e  summing junction, and since these consist  of selected 
precision r e s i s to r s  and not active components, great accuracy is  possible. 
A se r ies  of th ree  r e s i s to r s  is  used from each of the  first four binaries 
z'uc. avoid high resis tance values t h a t  were not avai lable  i n  the  small 
. 
~~ ~ ~ 
. .  
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packages required. The use of t h e  r e s i s to r  networks and lower resis tance 
Precision t rans is tor  switches were not necessary i n  the  c i r cu i t  
T C  &rive the  D-A converter since the  saturat ion voltage of t he  b i n a r i e s  
was suf f ic ien t ly  stable.  Since t h i s  saturat ion voltage i s  not zero, 
however, some zero offset  adjustment i s  provided at t h e  input t o  t h e  
s ~ ~ ~ & n g  am-pXfier. The demand f o r  a system with more than eight-bits 
accuracy, however, would probably require the  use of saturated t r ans i s -  
tor switches. 
precision, power supply accuracy, of fse t  errors  i n  the t rans is tor  switches, 
and dr i f t  i n  t he  error  amplifier. 
wodd a2pear t o  be en t i re ly  pract ical  with proper selection of these 
c r i t i c a l  items. 
The over-all accuracy wodd be l imited only by r e s i s to r  
The use of 13 b i t s  and 0.01% accurkcy 
Error Amplifier 
The error amplifier is  a solid-state,  low-level analog anrplifier. 
The use of t he  2N2484 t rans is tors  with a typ ica l  P of 250 a t  an IC 
of lqLa 
t o  a very low value. 
reduces t h e  input current and, hence, any consequent errors  
The 2N2484 can be obtained as a matched pa i r  i n  
one envelope which w i l l  minimize voltage d r i f t  due t o  tenperatwe gradi- 
The use of individual t ransis tors ,  however, gave errors  of less 
;rlan 3 mil l ivo l t s  over a temperature of 0' t o  50° C and therefore was 
:mre than adequate fo r  the  eight-bit (1 part  i n  256) system used. 
open-loop a m p l i f i e r  gain is  greater than 2000. 
The 
. .  
I .  
Feedback is  provided i n  the  error anrplifier t o  s t ab i l i ze  t h e  over- . -  
a l l  gain t o  about 300. T h i s  gain i s  Just suff ic ient  t o  operate the  
aijpropriate up- or down-gate when the  error at the  s m n g  junction 
exceeds the  equivalent of 21/2 count. The use of a s tabi l ized gain 
prevents the  c i r cu i t  from osci l la t ing about a one count error a t  balance. 
The error amplifier is  followed by a two-transistor inverter  c i r c u i t  t o  
supply balanced drive t o  t h e  up- and down-count control gates. 
CIRCUIT PEBFORMANCE . 
The complete system as shown i n  the schematic diagram consumes 
35 clilliwa3ts of power at null .  The e r ror  a.inplifier requires only 
6 milliwatts while each of the  binaries requires only 3 milli-atts. Tine 
use of low-power binar ies  results i n  approximately a 30 kilocycles per 
second frequency l i m i t .  The use o f  more power would allow faster digi-  
t i z i n g  speed by the  use of a higher-frequency clock. 
cycle clock used, t h e  time required t o  siew from a zero nu l l  t o  f u l l  scale  
i s  12.5 milliseconds. The sumning r e s i s to r s  used with the  error  amplifier 
provided an analog-input resistance of IOK ohns per vol t .  
was less than one count over a temperature range of -10' t o  +60° C. 
With the  20 k i lo -  
I Thermal dr i f t  
CONCLUDING REMARKS 
The A-D converter described should be very useful f o r  any 
application requiring a miniature, low-power, d i g i t a l  voltage readout. 
The c i r cu i t  as shown was designed for  a specif ic  application tha t  required 
low power and only eight-bit accuracy and therefore various compromises 
were made ir, the  design. The basic system, though, could be applied i n  
. ,  
. .  43- 
. .  
situations requiring a great deal more speed arui ace-- tq- *aiig &-e
binaries and saturated switches, Kith correspondingly greater power 
conswion .  
The circuit is, i n  effect, a solid-state servo with all the 
characteristics of an electromechanical servo but wltholrtr mcwing parts.  
Its slewing rate is limited by t h e  clock and is thus similar t o  the  
maximum slewing rate of a mechanical servo, but of course much greater 
speed is possible with the electronic circuit. 
stops are possible. 
operation similar t o  an electromechanical servo. The system could be/ 
Upper and lower l i m i t  
/ 
Continuous conversion i s  obtained with very accurate 
I 
cansidered far servo applleation, where a canbination of medium 
accuracy is required. / 
/ 
/ 
/ 
/ 
/ 
1 
__c_ / 
/ 
/ ! 
I 
I 
i 
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FIGURE TITLES 
P i z i e  1. - Block diagram of t h e  A-D convs te r .  
F'lgure 2. - Typical binary. 
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